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Abstract—In this paper, we firstly introduce a method
to efficiently implement large-scale high-dimensional con-
volution with realistic memristor-based circuit compo-
nents. An experiment verified simulator is adapted for ac-
curate prediction of analog crossbar behavior. An improved
conversion algorithm is developed to convert convolution
kernels to memristor-based circuits, which minimizes the
error with consideration of the data and kernel patterns in
CNNs. With circuit simulation for all convolution layers in
ResNet-20, we found that 8-bit ADC/DAC is necessary to
preserve software level classification accuracy.
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I. Introduction
Convolutional Neural Networks(CNN) have led to many
performance breakthroughs in image classification, video
object tracking, and audio processing applications[1]. Since
AlexNet won the ILSVRC 2012 and is more than 10%
lower than other contemporary competitors on top-5 er-
ror rate[2], CNN evolved into many different models, such
as GoogLeNet[3], VGG[4], ResNet[5]. Using Graphics Pro-
cessing Unit(GPU) to accelerate convolution computations
plays an important role in CNN’s success, since convolu-
tion is the most time-consuming part in CNN, and the
throughput of convolution is prior than accuracy[6]. How-
ever, for large scale Convolutional Neural Networks(CNN),
modern computing hardware often encounter on-chip mem-
ory bottleneck when dealing with high volume convolution
calculations[7], [8].
Recently, many researchers show interest on emerging
memristor crossbar for its computing-in-memory feature[9],
[10], [11], [12], [13], [14]. A memristor crossbar can carry
out large-scale analog vector matrix multiplication in one
step by collecting analog output with input signal flowing
through the array, where weights are stored non-volatilely
at cross-point memristor devices. Since weight storage and
weighted summation both happen at the same location of
memristors, it enables ultra-high computing efficiency as
well as low communication requirement. Overall, mem-
risotr crossbar-based implementation may overcome von-
Neumann architecture’s shortage and are suitable for deep
learning inference functions.
However, integrating analog memristor crossbars with
digital circuits is not trivial. One of the key issues is that
a rigorous circuit simulation is still missing for memristor-
based CNN implementations, especially on the modeling of
analog memristor crossbar behavior. As SPICE is too slow
on simulating large-scale memristor crossbar arrays, spe-
cific tools have been developed to investigate memristor-
based neural network (NN) implementations[15][16]. Al-
though they provide accurate estimation for speed, area
and power, the prediction of functionality is questionable
due to over-simplified memristor crossbar models, which
is also lack of experiment verification at large scale. It
leads to a serious question: if we implement state-of-the-art
CNNs with memristors, will it really work? This question
can only be addressed with an analog circuit simulation for
all the memristor crossbars in CNNs, since it is the most
immature part in the whole system.
In this paper, we investigate memristor-based large-scale
CNN implementation with experiment verified memristor
crossbar simulators. Our contributions are listed as below:
• First, we provided an efficient mapping method to map
high dimension kernels to 2-D memristor crossbars using
realistic circuit components.
• Second, we developed an improved conversion algorithm
to convert kernel to crossbar conductance with considera-
tion of non-ideal hardware as well as data/kernel patterns.
• Third, we addressed the aforementioned question with
ResNet-20 on cifar-10. A careful simulation is done at
all convolution layers to capture the error propagation in
CNN. Our result shows that 8-bit ADC/DAC quantization
is necessary to preserve the classification accuracy.
II. Priliminary
A. Deep Residual Neural Network
Deep residual neural network(ResNet) was firstly intro-
duced in ILSVRC 2015 [5]. So far, ResNet is the state-
of-the-art CNN on image classification problems. An en-
semble of residual nets up to 152 layers achieves 3.57%
error on the ImageNet test set and won the 1st place on
the ILSVRC 2015 classification competition. To evaluate
how state-of-the-art CNNs perform on memristor crossbar
arrays, ResNet is an ideal case study.
Fig.1 shows the basic block diagram of ResNet. It com-
bines multiple convolution, batch normalization, and recti-
fied linear units(ReLU) together as its basic building block.
Different from other CNNs, ResNet uses a shortcut to add
input data to the output result of a block. If two data
inputs have different dimensions at the summation stage,
a 1 × 1 convolution layer will be introduced in shortcut
to match the dimension. The summation result is sent to
ReLU and pass to the next Block. At the end of ResNet,
pooling layer, one or more Fully Connected (FC) layers,
and a softmax layer are used in sequence to generate final
classification result.
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2Fig. 1: Basic block diagram of ResNet.
B. 1T1M crossbar for VMM
Fig.2(a) shows the general structure of a one-transistor-
one-memristor (1T1M) crossbar for vector matrix multi-
plication (VMM). In this structure, memristor crossbar is
the core component as it enables analog current weighted
summation, which leads to ultra efficient VMM operation.
A m× n memristor crossbar is made by m row and n col-
umn metal wires where memristors formed at intersecting
points. Each memristor can be tuned to arbitrary con-
ductance within its programmable range. To enable pre-
cise, non-disturbing tuning in large crossbar arrays, 1T1M
cell (Fig.2(b).) is necessary to program the entire array
with arbitrary conductance matrix G. By applying volt-
age inputs V at the rows simultaneously and read current
outputs I from the columns, analog weighted summation
is achieved through Kirchhoff’s Current Law and Ohm’s
Law. In an ideal crossbar, input-output relationship can
be represented as below:
I = V G
By mapping input vector X to input voltage V , matrix A
to conductance G, and output current I back to output re-
sult Y , a memristor crossbar can be regarded as an analog
VMM module to realize Y = XA in one step. Note that
I = V G is only valid for ideal crossbar while wire resis-
tance can be ignored and device conductance is indepen-
dent of voltage/current. In real crossbars, the input-output
relationship is far more complex and needs analog circuit
simulation.
Fig.2(c) illustrates a ramping ADC design[17], it uses a
shared ramping signal generator and counter to support
multiple channels simultaneously. The ramping signal gen-
erator produces increasing/decreasing analog voltage signal
to all comparators, and its analog value is synchronized
with the digital representation in the counter. Compara-
tors compare the crossbar output to the ramping signal.
Once a flip is detected, comparator captures the current
value in the counter, which is the corresponding digital
representation of crossbar output. This concept can be
applied to DAC design as well. Overall, The ramping
ADC/DAC design can achieve lower area and power for
Fig. 2: 1T1M crossbar for VMM operation. (a) shows the
overall circuit diagram; (b) shows the 1T1M cell (c) shows
the ramping ADC design.
multi-channel applications, and it is a suitable digital in-
terface for crossbar-based accelerators.
C. Experiment-Verified Crossbar Simulator and
The Conversion Algorithm
So far, simulation tools like MNSIM and NeuroSim pro-
vide excellent architecture-level analysis. However, their
memristor crossbar models are over simplified. In MN-
SIM[15], an estimated behavior model is used instead of
solving node equations; In NeuroSim[16], the impact of
wire resistance is simplified by adding wire resistance to
cross-point devices. All of these over-simplifications result
in unignorable error between predicted output to real out-
put of crossbars. And this error become even more severe
in large scale implementations. In short, coarse modeling
of crossbar may be acceptable on power/area/speed esti-
mations, but is questionable on functionality evaluations,
such as computing accuracy at layers, or classification ac-
curacy of NN implementations. After all, to evaluate NN’s
functionality on memristor-based implementations, an ac-
curate crossbar simulator is necessary.
An accurate crossbar simulator should use realistic de-
vice models, solve node equations with consideration of
wire resistance and other circuit parameters, then finally
verified with experiment result at large scales. Here We
adapt the experiment-verified memristor crossbar simula-
tor from [11]. Fig.3 illustrates the simulation result of the
memristor crossbar simulator, which is verified with exper-
iment up to 128× 64.
Besides the simulator, the conversion algorithm, as a
mapping method is employed to improve VMM computing
accuracy with consideration of wire resistance and device
nonlinearity[18]. The conversion algorithm uses a conver-
sion signal Vconv to find a new conductance mapping G
′,
so that
V G ≈ CrossbarSim(V,G′)
where CrossbarSim() is the realistic crossbar model. Al-
though the original conversion algorithm provides 7∼8 bit-
accuracy result for general VMM, it does not consider im-
3Fig. 3: 1T1M simulation and experiment result [11]. Wire
segment resistance is calibrated to 1Ω, transistor and mem-
ristor models are calibrated with in-array device test.
pact of data/weight patterns in specific applications, which
may affect its performance significantly.
III. Methodology
In this work, we take ResNet-20 as our case study for
memristor-based CNN implementation. We first provide a
dense mapping method to map high dimension kernels onto
2-D memristor crossbar arrays efficiently. By doing a near
full circuit simulation of memristor-based implementation
for ResNet-20, we explain how to optimize the conversion
signal for each layer based on its corresponding convolution
kernel and data pattern. Moreover, we introduce an addi-
tional calibration step to further improve the performance
and robustness of the circuit. Our memristor-based CNN
implementation can give precise convolution result for each
layer, and its precision is independent of data sparsity and
kernel types.
A. Dense mapping for crossbar-based convolution
In ResNet, each convolution layer has a 4-D kernel, as
illustrated in Table.I. For example, the 3*3*3*16 kernel of
’Conv0’ means it has 16 sets of 3*3*3 3-D kernels, and
each 3-D kernels contains 3 2-D kernels for the 3 channels
(RGB) of color images. To perform convolution on mem-
ristor crossbar, we need convert high dimensional convolu-
tion into 2-D VMM. It is well known that 2D convolution
can be implemented using matrix multiplication by con-
verting kernel to a Toeplitz matrix. Topelitz matrices are
sparse matrices which contains many zeros, so we named
this method as sparse mapping.
However, sparse mapping has three major issues: First,
memristor crossbar is by nature a dense array structure
with positive values, not efficient for sparse matrix imple-
mentation. Mapping a sparse matrix to crossbar means
that the memristors assigned with zero entries would do
nothing but adding error to the final result due to leak-
age current, as well as waste circuit area. Second, sparse
mapping requires a huge crossbar array, which is not al-
ways feasible, and vulnerable to noise and defects. third,
Fig. 4: Dense mapping for input data size (j,k,p), where
j,k,p means data height, width, and channel, respectively.
The circuit needs j*k iterations to process the input data.
sparse mapping requires a large peripheral circuit to sup-
port the huge array. Since peripheral circuit dominates the
total power/area, the hardware implementation of sparse
mapping would be too costly to afford.
Fig.4 illustrates the concept of dense mapping. In con-
trast to sparse mapping, we developed a new method,
named as dense mapping, targeting on using small and
dense representations to implement convolutions on mem-
ristor crossbars efficiently. Each 2-D kernel is unrolled to a
vector and mapped to the column of crossbar so that one
crossbar can implement multiple 2-D kernels as long as it
has enough columns. For input signal, only data within the
convolution window is converted to the row inputs of cross-
bar arrays. For data with multiple channels, 2-D kernels
for different channels are stacked into the same column, as
input from different channels can be supplied to different
rows and weighted summed together. An input shift reg-
ister stores the input data within convolution window at
the current iteration, and updates its storage as window
moves through the entire data space. The convolution re-
sult for data within the convolution window are collected
at the column outputs of crossbar. In this way, a single
memristor-based convolution kernel needs j*k iterations
for input data with size (j, k, p) where j, k, p are data
height, width, and channel, respectively.
Comparing dense mapping to sparse mapping, it is a
trade-off between time multiplexing and space multiplex-
ing. Sparse mapping uses much more extra hardware to
produce result without iteration. However, its efficiency
exponentially drops as data/kernel scale up, which means,
more and more devices in a rectangular crossbar are unused
for increasing data/kernel size.
Dense mapping is a more adequate and practical method
comparing to sparse mapping. It not only achieves 100%
usage of devices, but also easy to implement and pro-
vide sufficient performance in speed for CNN applications.
From Table I, one classification in ResNet-20 needs 9089 it-
erations in sequential, if no parallel copies of hardware are
used. Note that summation (sum#) is in parallel of con-
4TABLE I: Dense mapping of ResNet-20 convolution layers
for 32× 32 color image classification from cifar-10 dataset
Layer
name
Kernel
size
Crossbar
Size
Iteration
per. class.
Conv0 3*3*3*16 27*16 1024
Conv1-2 3*3*16*16 144*16 1024
Sum1 1*1*16*16 16*16 1024
Conv3-6 3*3*16*16 144*16 1024
Sum2 1*1*16*32 16*32 256
Conv7 3*3*16*32 144*32 256
Conv8-12 3*3*32*32 288*32 256
Sum3 1*1*32*64 32*64 64
Conv13 3*3*32*64 288*64 64
Conv14-18 3*3*64*64 576*64 64
FC 1*1*64*10 64*10 1
volutions so it’s not counted in total iterations. Assuming
memristor crossbar runs at 100 MHz [18], for each classi-
fication the convolution part takes only 0.09 ms, which is
way fast enough for real-time classification requirement.
B. Improved conversion algorithm
Algorithm 1 summarizes the flow of crossbar-based con-
volution with the improved conversion algorithm. Table II
explains the important functions in the algorithm. After
initialization, if the kernel is already mapped and converted
onto crossbars, it will directly jump to the computing step
to simulate crossbar-based convolution. So to implement
ResNet-20 with multiple convolution layers, we only need
to do mapping/conversion once for inferencing.
Algorithm 1 Crossbar-based convolution with improved
conversion algorithm
1: Initialization: setup crossbar parameters(wire resis-
tance, memristor conductance range, etc...)
2: Get a batch of input data
3: If kernel K is mapped and converted, jump to com-
puting.
4: Dense mapping kernel K to conductance matrix G
5: Optimize conversion signal
6: InputV ectors← Partition input data
7: CaliSample← Random pick from InputV ectors
8: G′ ← Conversion(G,Vconv)
9: P ← GetCaliPara(G′, CaliSample)
10: Begin computing
11: while ∼end of InputV ectors do
12: Vin[i]← InputV ector[i]
13: Iout[i] = CrossbarSim(G
′, Vin[i])
14: Output[i] = Calibration(Iout[i], InputV ector[i], P )
15: i← i + 1
16: Convolution result← reshape(Output)
17: End computing
TABLE II: Explanations for functions in algorithm 1
Function Explanation
CrossbarSim Experiment verified crossbar simulator
from [11]
Conversion Solve Vconv · G = CrossbarSim(Vconv,G′)
to get G’.
GetCaliPara Get 1st order poly fitting result P by fitting
crossbar output to ideal output of calibra-
tion samples.
Calibration Use P and InputV ector[i] to map Iout[i] to
Output[i]. Here InputV ector[i] is needed,
because in VMM Y = XA, if A contains
negative values, Y can be calculated by
Y = X(A+c)−c∗sum(X), while c is a large
enough scalar to shift A to all positive.
Fig. 5: Input data sparsity at each convolution layer of
ResNet-20
B.1 Data and kernel pattern in ResNet
Data in ResNet has high sparsity due to ReLU. Fig.
5 shows the data sparsity at each convolution layer of
ResNet-20. The impact of data sparsity should be consid-
ered when choosing conversion signal as well as gathering
calibration samples.
similarly, we found that kernels in CNN have different
distributions. In Fig.6 we list three typical kernel types re-
garding to their weight value distributions. Usually there
are three typical kernel types: Kernel type 1 refers to a
weight distribution close to Gaussian, usually it happens
when training algorithms put no limitation on weight val-
ues, such as ResNet. Kernel type 2 refers to training al-
gorithm that preventing weight values goes near zero[19].
Kernel type 3 refers to Binary Neural Networks where
weights can only be -1, 0(sparse), or 1[20]. It worth in-
vestigating how different kennel types in CNN impact the
quality of crossbar-based convolution.
B.2 Optimize conversion signal
To better quantize the computing accuracy, we define
relative error as below:
Relative Error = Absolute Error/Output Range
5Fig. 6: Three kernel types in CNN with different limitations
on weight
While Absolute Error is the absolute error of crossbar out-
put, and Output Range is the ideal convolution output
range for each kernel. Relative error can be converted to
output bit accuracy as below:
Bit Accuracy = log2(1/Relative Error + 1)
The original conversion algorithm takes the maximum in-
put vector as its conversion signal, which works well with
dense matrix and dense input signals. However in CNN,
we need to consider the sparsity of data to optimize the
conversion signal. By testing various different conversion
signals across different kernels, we notice that the ampli-
tude of conversion signal is critical, while the sparsity of
conversion signal is not as important. Fig.7 shows the rel-
ative error distribution with different conversion signal am-
plitudes in crossbar with size 144 × 16. We found that a
conversion signal with too large amplitude (all 1) will cause
over compensation in the signal loss due to wire resistance,
and a too small conversion signal (all 0.001) do have enough
compensation and both of them result in large error in out-
put. So for crossbar size 144× 16, all 0.1 signal appears to
be the best conversion signal, and other conversion signal
close to it generate similar error distribution.
B.3 Calibration
In addition to original conversion algorithm, we add a
calibration stage to further improve the result. It randomly
picks 10 samples from the input data set, and runs a 1st
order polynomial fit to fit crossbar output to ideal output.
The generated fitting vector P is fixed per crossbar, and
can be easily embedded in ADC/DAC configurations. Fig.8
shows the relative error with different calibration signals,
and here using shuffled input can achieve the best result.
IV. Result
A. Simulation setup
In our work, convolution and fully-connected (FC)layers
are implemented by analog memristor crossbars with dig-
ital interface. Other functions, such as pooling, ReLU,
batch normalization, etc., are processed by digital circuits.
The CNN is offline-trained, then its kernels are converted
to the conductance of memristors for inference. Our cross-
bar simulator is configured as below: Lowest memristor
resistance Ron = 15kΩ, Highest memristor resistance Roff
Fig. 7: Relative error with different conversion signal am-
plitudes on crossbar(size: 144×16), (a),(b),(c),(d) are con-
version signals with all 1, 0.1, 0.01, 0.001 respectively.
Fig. 8: Calibration with different signal types
on crossbar(size: 288 × 32), (a):Non-calibration,
(b):random calibration signal, (c):random but decreased
value(rand/cali iters),(d):chosen from shuffled input.
= 300kΩ, wire resistance per segment is set to 1Ω, sensing
voltage = 0.2V. Input/Output resistance of crossbar are
set to 1Ω. Input voltage range is [0, 0.2V]. The crossbar
simulation tool is adapted from [11].
B. Individual convolution layer simulation
We first run circuit simulation at individual convolution
layers to understand the impact of input data sparsity, ker-
nel type and size on convolution accuracy. Fig.9 illustrate
the impact of input data sparsity. There are three observa-
tions: first, our method provides ∼50% better overall ac-
curacy than the original conversion algorithm. Second, our
method gives lower relative error when ideal value is small.
Third, our method minimizes the impact of data sparsity
comparing to original conversion algorithm. Fig.10 sum-
marizes the mean/worst relative error across three types of
kernels with different input sparsity and crossbar sizes. It
shows that our method is independent of kernel type and
data sparsity.
6Fig. 9: Relative error of 288 × 32 crossbar. (a),(b): im-
proved conversion algorithm, (c),(d): original conversion
algorithm
Fig. 10: Mean/Worst relative error with different kernel
types, data sparsities and crossbar sizes
C. End-to-end simulation for ResNet
It is more important to predict how errors propagate
and accumulate in deep neural networks, and evaluate its
impact on the final classification result. Fig.11 shows the
error propagation at each convolution layer in ResNet-20.
Fig.12 shows the classification result. Different ADC/DAC
quantization settings are applied and we can see that 8-bit
quantization is necessary to prevent error accumulation.
Without quantization, the error will propagate from begin-
ning to the end and affect the classification result, which
is also not practical for large-scale implementation. Due
to long simulation time (15mins/image), we used a subset
of cifar-10 containing 150 testing images. It appears that
8-bit quantization is a good balance between error sup-
pression and information preservation, as it achieves even
slightly better classification result than software. 6-bit or
4-bit quantization cause error accumulate through all lay-
ers and lead to a significant drop in classification accuracy.
With 6-bit, error rate increased by 73% from 10% to 17.3%
Fig. 11: Error propagation along layers in ResNet-20, solid
lines represent mean error, dash lines represent worst error.
Fig. 12: ResNet-20 result with different quantization set-
tings
, and 4-bit increases the error rate by a factor of 8 from
11.3% to 88.7%.
V. Conclusions
In this work, We take ResNet as case study to investigate
how modern CNN performs on memristor-based implemen-
tations. Our methods includes an dense mapping and an
improved conversion algorithm, which can achieve 0.25%
mean relative error (∼ 8.6 bits) or 1.2% worst relative error
(∼ 6.4 bits) for crossbar size 576×64. We performed a rig-
orous analog simulation for every convolution layers to give
an accurate prediction of error propagation in ResNet. We
find that 8-bit ADC/DAC is necessary to prevent classifi-
cation degradation. Our method can be applied to general
CNNs due to its independence of input data sparsity and
kernel types.
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